
CSE 30321 Verilog Review

Presented by Aaron Dingler

Original Slides by Jay Brockman

Department of Computer Science and Engineering

Department of Electrical Engineering

University of Notre Dame

CSE30321: Verilog Review.1

Brockman, ND, 2008

Beware

- There are lots of ways of describing the same piece of hardware (correctly) in Verilog.
 - Different textbooks, Xilinx “wizards”, etc. adopt different coding styles.
- Some approaches are more error-prone than others.
 - Let's take an approach based on paranoia
 - Pick language features to use in a given situation based on avoiding subtle bugs



CSE30321: Verilog Review.3

Brockman, ND, 2008


Signal Assignment in Verilog

CSE30321: Verilog Review.2

Brockman, ND, 2008

NAND Gate: Structural Model

```
module nand_structural(A, B, F);  
    input A, B;  
    output F;  
  
    wire n1;  
  
    not (F, n1);  
    and (n1, A, B);  
  
endmodule
```



CSE30321: Verilog Review.4

Brockman, ND, 2008

NAND Gate: 2 Concurrent **always** Statements

```

module nand_always(A, B, F);
  input A, B;
  output F;


  reg F;
  reg n1;

  always @(n1)          always statements run concurrently
    F = ~n1;

  always @(A, B)
    n1 = A & B;

endmodule

```



CSE30321: Verilog Review.5

Brockman, ND, 2008

NAND Gate: 2 Concurrent **assign** Statements

```


module nand_assign(A, B, F);
  input A, B;
  output F;

  wire n1;

  assign F = ~n1;          assign statements run concurrently
  assign n1 = A & B;

endmodule

```



CSE30321: Verilog Review.6

Brockman, ND, 2008

Blocking vs. Non-Blocking Assignment

blocking: complete each assignment before moving on to next statement

non-blocking: evaluate each RHS without waiting for assignment, then make all assignments concurrently

```

begin
  LHS1 = RHS1;
  LHS2 = RHS2;
  LHS3 = RHS3;
end

```

evaluate RHS₁, assign to LHS₁
 evaluate RHS₂, assign to LHS₂
 evaluate RHS₃, assign to LHS₃

```

begin
  LHS1 <= RHS1;
  LHS2 <= RHS2;
  LHS3 <= RHS3;
end

```

evaluate RHS₁, evaluate RHS₂, evaluate RHS₃
 assign right-hand sides to left-hand-sides

CSE30321: Verilog Review.7

Brockman, ND, 2008

Non-Blocking Registers

```


module register_nonblock_fwd(D, CLK, Q);
  input D, CLK;
  output Q;

  reg Q, R1, R2;

  always @(posedge CLK)
  begin
    R1 <= D;
    R2 <= R1;
    Q <= R2;
  end

endmodule

```



CSE30321: Verilog Review.8

Brockman, ND, 2008

Non-Blocking Registers (Reversed Order)


```

module register_nonblock_fwd(D, CLK, Q);
  input D, CLK;
  output Q;

  reg Q, R1, R2;

  always @(posedge CLK)
  begin
    Q <= R2;
    R2 <= R1;
    R1 <= D;
  end
endmodule

```



CSE30321: Verilog Review.9

Brockman, ND, 2008

Blocking Registers


```

module register_nonblock_fwd(D, CLK, Q);
  input D, CLK;
  output Q;

  reg Q, R1, R2;

  always @(posedge CLK)
  begin
    R1 = D;
    R2 = R1;
    Q = R2;
  end
endmodule

```



CSE30321: Verilog Review.10

Brockman, ND, 2008

Blocking Registers (Reversed Order)


```

module register_nonblock_fwd(D, CLK, Q);
  input D, CLK;
  output Q;

  reg Q, R1, R2;

  always @(posedge CLK)
  begin
    Q = R2;
    R2 = R1;
    R1 = D;
  end
endmodule

```



CSE30321: Verilog Review.11

Brockman, ND, 2008

Cyclic Assignment NAND Gates

```

module nand_block(A, B, F);
  input A, B;
  output F;

  reg n1, F;

  always @(A, B)
  begin
    n1 = A & B;
    F = ~n1;
  end
endmodule

```

```

module nand_nonblock(A, B, F);
  input A, B;
  output F;

  reg n1, F;

  always @(A, B)
  begin
    n1 <= A & B;
    F <= ~n1;
  end
endmodule

```



CSE30321: Verilog Review.12

Brockman, ND, 2008



Cyclic Assignment NAND Gates

```

module nand_block(A, B, F);
    input A, B;
    output F;

    reg n1, F;


    always @(A, B)
        begin
            n1 = A
            & B;
            F =
            ~n1;
        end
endmodule

module nand_nonblock(A, B, F);
    input A, B;
    output F;

    reg n1, F;

    always @(A, B)
        begin
            n1 <= A &
            B;
            F <= ~n1;
        end
endmodule

```



← right
← wrong

A Closer Look

```


module nand_nonblock(A, B, F);
    input A, B;
    output F;

    reg n1, F;

    always @(A, B)
        begin
            n1 <= A &
            B;
            F <= ~n1;
        end
endmodule

```

needs to be sensitive to n1
always @(A, B, n1]



← n1 changed
← F didn't change

Flip Flops with Reset

```

module flipflop_sync_reset(d, clk, reset, q);
    input d, clk, reset;
    output q;
    reg q;

    always @(posedge clk)
        if (reset) q <= 0;
        else q <= d;
endmodule

module flipflop_async_reset(d, clk, reset, q);
    input d, clk, reset;
    output q;
    reg q;

    always @(posedge clk, reset)
        if (reset) q <= 0;
        else q <= d;
endmodule

```

Flip Flop Testbench

```
module flipflop_compare_tb();
  reg d, clk, reset;
  wire q_sync_reset, q_async_reset;

  flipflop_sync_reset(d, clk, reset, q_sync_reset);
  flipflop_async_reset(d, clk, reset, q_async_reset);

  always
    #50 clk = ~clk;


  initial begin
    d = 0;
    clk = 0;
    reset = 0;
    #100 reset = 1;
    #100 reset = 0;
    #100 d = 1;
    #100 reset = 1;
  end

  initial #10000 $finish;
endmodule
```

CSE30321: Verilog Review.17

Brockman, ND, 2008

Flip Flop Simulation Results



CSE30321: Verilog Review.18

Brockman, ND, 2008

Bottom Line

- Combinational logic
 - non-blocking assignment =
- Sequential logic (flip flops)
 - blocking assignment <=

Helps preserve your sanity!

CSE30321: Verilog Review.19

Brockman, ND, 2008

Questions

- Are there any questions on signal assignment?

CSE30321: Verilog Review.20


Brockman, ND, 2008

Finite State Machines in Verilog

What we (should) know so far

- Finite state machines
 - Binary encoded state names
 - current state
 - input
 - Outputs depend on
 - Moore machine: state only
 - Mealy machine: state and inputs
- Verilog
 - Combinational logic
 - sensitive to changes in signal levels
 - Sequential logic (registers)
 - sensitive to changes in clock edges (and reset)

Describing FSM in Verilog



```

module fsm(clk, reset, a, out1, out2);
    input clk;
    input reset;
    input a;
    output reg out1;
    output reg out2;


    reg [1:0] state;
    reg [1:0] next_state;

    parameter s0 = 2'b00;
    parameter s1 = 2'b01;
    parameter s2 = 2'b10;


    always @(posedge clk)
        if (reset)
            state <= s0;
        else
            state <= next_state;

    always @(state, a) begin
        out1 = 0; out2 = 0;
        case (state)
            s0: begin
                if (a == 0)
                    next_state = s1;
                else
                    next_state = s2;
                out1 = 0;
                out2 = 0;
            end
            s1: begin
                if (a == 0)
                    next_state = s0;
                else
                    next_state = s2;
                out1 = 1;
                out2 = 0;
            end
            s2: begin
                if (a == 0)
                    next_state = s0;
                else
                    next_state = s1;
                out1 = 0;
                out2 = 1;
            end
        endcase
    end
endmodule
    
```

Simulation Results



Looks good



Unassigned Output (Beware!)

Simplifying Notations

- FSMs
 - Assume unassigned output implicitly assigned 0


from Chapter 3

```

always @(state, a)
case (state)
s0: begin
  if (a == 0)
    next_state = s1;
  else
    next_state = s2;
  out1 = 0;
  out2 = 0;
end
s1: begin
  if (a == 0)
    next_state = s0;
  else
    next_state = s2;
  out1 = 1;
end
s2: begin
  if (a == 0)
    next_state = s0;
  else
    next_state = s1;
  out2 = 1;
end
endcase
endmodule
  
```




Unassigned Output: Simulation Results



Not what we intended!

- Doesn't default to 0
- Keeps previous value



Synthesis of Unassigned Output


```

module unassigned_output(s, out1, out2);
  input [1:0] s;
  output reg out1;
  output reg out2;

  parameter s0 = 2'h0;
  parameter s1 = 2'h1;
  parameter s2 = 2'h2;


  always @(s)
  case (s)
    s0:
      out1 = 0;
      out2 = 0;
    s1:
      out1 = 1;
      out2 = 0;
    s2:
      out1 = 0;
      out2 = 1;
  endcase
endmodule

```



Detecting Unassigned Output/Latch Problem

FSM_DEMO2 Project Status			
Project File:	FSM_demo2.isc	Current State:	Synthesized
Module Name:	unassigned_output	• Errors:	No Errors
Target Device:	xc3s100e-4vq100	• Warnings:	2 Warnings
Product Version:	ISE 9.1.01i	• Updated:	Thu Apr 12 05:05:36 2007




Always assign all outputs! Don't leave undefined input cases!

```

always @(s) begin
  out1 = 0; out2 = 0;
  case (s)
    s0: begin
      out1 = 0;
      out2 = 0;
    end
    s1: begin
      out1 = 1;
      out2 = 0;
    end
    s2: begin
      out1 = 0;
      out2 = 1;
    end
    default: begin
      out1 = 0;
      out2 = 0;
    end
  endcase
end

```



Define default input case so
FSM can't get "stuck"
(Also a latch problem!)

Questions

- Are there any questions on creating FSMs in Verilog?